{"version":"1.0","provider_url":"https://hatena.blog","image_url":"https://m.media-amazon.com/images/I/51KyOXYviXL._SL500_.jpg","height":"190","html":"<iframe src=\"https://hatenablog-parts.com/embed?url=https%3A%2F%2Fblog.rtc-lab.com%2Fentry%2F2026%2F03%2F10%2F215621\" title=\"FPGA\u30e6\u30fc\u30b6\u306f\u5c11\u306a\u3044\u306e\u304b\uff1f - Ryuz&#39;s tech blog\" class=\"embed-card embed-blogcard\" scrolling=\"no\" frameborder=\"0\" style=\"display: block; width: 100%; height: 190px; max-width: 500px; margin: 10px 0px;\"></iframe>","blog_url":"https://blog.rtc-lab.com/","description":"\u306f\u3058\u3081\u306b \u4eca\u56de\u306f\u304b\u306a\u308a\u61b6\u6e2c\u4ea4\u3058\u308a\u306e\u99c4\u6587\u56de\u3067\u3059\u3002 \u5f53\u30d6\u30ed\u30b0\u3067\u306f FPGA \u306e\u8a71\u3092\u53d6\u308a\u4e0a\u3052\u308b\u3053\u3068\u304c\u591a\u3044\u308f\u3051\u3067\u3059\u304c\u3001\u305d\u308c\u306f\u7b46\u8005\u304c\u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u30c7\u30d0\u30a4\u30b9\u3068\u3057\u3066 FPGA \u304c\u3068\u3066\u3082\u9762\u767d\u3044\u5bfe\u8c61\u3060\u3068\u601d\u3063\u3066\u3044\u308b\u306b\u4ed6\u306a\u3089\u306a\u3044\u3067\u3059\u3002 \u3082\u3061\u308d\u3093\u79c1\u306f Python \u3067\u30c7\u30fc\u30bf\u51e6\u7406\u3059\u308b\u3053\u3068\u3082\u3042\u308b\u3057\u3001C \u3084 Rust \u3067\u30de\u30a4\u30b3\u30f3\u306e\u30d9\u30a2\u30e1\u30bf\u30eb\u3092\u66f8\u304f\u3053\u3068\u3082\u3042\u308b\u3057\u3001CUDA \u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u306a\u3069\u3082\u697d\u3057\u3093\u3067\u3044\u307e\u3059\u3002\u305d\u308c\u3067\u3082\u305d\u306e\u4e2d\u3067\u3084\u306f\u308a FPGA \u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u306f\u4e00\u5473\u9055\u3046\u697d\u3057\u3055\u304c\u3042\u308b\u3068\u601d\u3063\u3066\u3044\u307e\u3059\u3002 \u4e00\u65b9\u3067\u3001\u306a\u304b\u306a\u304b\u540c\u3058\u3088\u3046\u306b FPGA \u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u3092\u697d\u3057\u3093\u3067\u3044\u308b\u4eba\u306b\u51fa\u4f1a\u3046\u6bd4\u7387\u306f\u3001CPU \u3084 GPU \u306b\u6bd4\u3079\u3066\u3084\u306f\u308a\u5c11\u306a\u3044\u306a\u3068\u611f\u3058\u3066\u2026","categories":["FPGA","\u96d1\u8a18"],"blog_title":"Ryuz's tech blog","author_url":"https://blog.hatena.ne.jp/Ryuz88/","width":"100%","provider_name":"Hatena Blog","url":"https://blog.rtc-lab.com/entry/2026/03/10/215621","title":"FPGA\u30e6\u30fc\u30b6\u306f\u5c11\u306a\u3044\u306e\u304b\uff1f","author_name":"Ryuz88","type":"rich","published":"2026-03-10 21:56:21"}