{"width":"100%","author_url":"https://blog.hatena.ne.jp/Ryuz88/","html":"<iframe src=\"https://hatenablog-parts.com/embed?url=https%3A%2F%2Fblog.rtc-lab.com%2Fentry%2F2026%2F05%2F17%2F123213\" title=\"Verilog\u306e\u8ab2\u984c\u3092\u518d\u8003\u3057\u3066\u307f\u308b - Ryuz&#39;s tech blog\" class=\"embed-card embed-blogcard\" scrolling=\"no\" frameborder=\"0\" style=\"display: block; width: 100%; height: 190px; max-width: 500px; margin: 10px 0px;\"></iframe>","image_url":"https://m.media-amazon.com/images/I/51aumPkKhIL._SL500_.jpg","blog_url":"https://blog.rtc-lab.com/","provider_name":"Hatena Blog","description":"\u306f\u3058\u3081\u306b RTL\u958b\u767a\u3092\u884c\u3048\u308b\u8a00\u8a9e\u306f\u591a\u6570\u3042\u308a\u307e\u3059\u304c\u3001Verilog \u3068 \u305d\u306e\u5f8c\u7d99\u3067\u3042\u308b SystemVerilog \u306f\u305d\u306e\u6709\u529b\u306a\u8a00\u8a9e\u306e\uff11\u3064\u304b\u3068\u601d\u3044\u307e\u3059\u3002 \u4e00\u65b9\u3067\u3001\u3082\u3068\u3082\u3068\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u8a00\u8a9e\u3068\u3057\u3066\u958b\u767a\u3055\u308c\u305f\u5f8c\u306b\u5408\u6210\u306b\u3082\u4f7f\u308f\u308c\u308b\u3088\u3046\u306b\u306a\u3063\u305f\u7d4c\u7def\u3068\u3001\u305d\u3082\u305d\u3082\u3068\u3066\u3082\u9577\u3044\u6b74\u3092\u6301\u3063\u3066\u3044\u308b\u3001\u65e9\u3044\u8a71\u304c\u53e4\u3044\u8a00\u8a9e\u3067\u3042\u308b\u305f\u3081\u3001\u5f8c\u65b9\u4e92\u63db\u3092\u6368\u3066\u306a\u3044\u9650\u308a\u306f\u6c38\u4e45\u306b\u8ca0\u306e\u907a\u7523\u3082\u62b1\u3048\u7d9a\u3051\u308b\u3053\u3068\u306b\u306a\u308a\u307e\u3059\u3002 \u8a73\u3057\u3044\u8a00\u8a9e\u306e\u6b74\u53f2\u306f Wikipedia \u306a\u3069\u3092\u898b\u3066\u9802\u304f\u3068\u3057\u3066\u300120\u5e74\u307b\u3069\u524d\u3050\u3089\u3044\u306b\u79c1\u304c\u534a\u5c0e\u4f53\u95a2\u4fc2\u306e\u304a\u4ed5\u4e8b\u306b\u643a\u308f\u3063\u3066\u305f\u9803\u306f\u5468\u308a\u306f Verilog-1995 \u3092\u4f7f\u3063\u3066\u3044\u305f\u3088\u3046\u3067\u3059\u3002\u3082\u3063\u3068\u3082\u3053\u306e\u3053\u308d\u79c1\u306f\u307e\u3060 Verilog \u306f\u4f7f\u3063\u3066\u2026","author_name":"Ryuz88","version":"1.0","published":"2026-05-17 12:32:13","blog_title":"Ryuz's tech blog","provider_url":"https://hatena.blog","title":"Verilog\u306e\u8ab2\u984c\u3092\u518d\u8003\u3057\u3066\u307f\u308b","height":"190","type":"rich","categories":["FPGA"],"url":"https://blog.rtc-lab.com/entry/2026/05/17/123213"}