{"version":"1.0","image_url":"https://cdn-ak.f.st-hatena.com/images/fotolife/V/Vengineer/20190803/20190803121426.jpg","author_url":"https://blog.hatena.ne.jp/Vengineer/","published":"2017-07-25 04:50:00","blog_url":"https://vengineer.hatenablog.com/","provider_name":"Hatena Blog","description":"Vengineer\u306e\u622f\u8a00 : Twitter\u3001Slideshare SystemVerilog\u306e\u4e16\u754c\u3078\u3088\u3046\u3053\u305d\u3001\u3059\u3079\u3066\u306f\u3001SystemC v0.9\u516c\u958b\u304b\u3089\u59cb\u307e\u3063\u305f \u4eca\u65e5\u30017\u670825\u65e5\u3002\u4e16\u306e\u4e2d\u7684\u306b\u306f\u571f\u7528\u306e\u4e11\u306e\u65e5\u3067\u3059\u306d\u3002 \u305d\u308c\u304b\u3089\u3001 \u300cFPGA\u30de\u30ac\u30b8\u30f3 No.18\u300d\u3068 \u300c\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b99\u6708\u53f7\u300d\u306e\u767a\u58f2\u65e5\u3067\u3059\u3002 FPGA\u30de\u30ac\u30b8\u30f3 No.18\u306f\u3001\u300cRISC-V\u7279\u96c6\u300d\u3067\u3059\u3002 \u3068\u3044\u3046\u304b\u3001\u3072\u3067\u307f\u3055\u3093\u796d\u308a\u3058\u3083\u3093\u3002 \u3042\u305f\u3057\u306f\u3001 \u7279\u5225\u5bc4\u7a3f FPGA\u30b3\u30df\u30e5\u30cb\u30c6\u30a3\u63a2\u7d22\u8a18 FPGA\u30c7\u30a3\u30fc\u30d7\u30e9\u30fc\u30cb\u30f3\u30b0\u5b9f\u8df5\u61c7\u89aa\u4f1a \u3068\u3057\u3066\u30012\u9801\u66f8\u304d\u307e\u3057\u305f\u3002 FPGA\u30b3\u30df\u30e5\u30cb\u30c6\u30a3\u306e\u30b9\u30b9\u30e1\u3001\u7d9a\u30b9\u30b9\u30e1\u304b\u3089 \u300cFPGA\u30b3\u30df\u30e5\u30cb\u30c6\u30a3\u63a2\u7d22\u8a18\u300d\u3068\u3044\u3046\u3053\u3068\u3067\u2026","width":"100%","url":"https://vengineer.hatenablog.com/entry/71224389","categories":["CQ\u51fa\u7248","#\u6280\u8853\u8077"],"type":"rich","html":"<iframe src=\"https://hatenablog-parts.com/embed?url=https%3A%2F%2Fvengineer.hatenablog.com%2Fentry%2F71224389\" title=\"FPGA\u30de\u30ac\u30b8\u30f3 No.18\u3068\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b99\u6708\u53f7 - Vengineer\u306e\u5984\u60f3\" class=\"embed-card embed-blogcard\" scrolling=\"no\" frameborder=\"0\" style=\"display: block; width: 100%; height: 190px; max-width: 500px; margin: 10px 0px;\"></iframe>","height":"190","provider_url":"https://hatena.blog","blog_title":"Vengineer\u306e\u5984\u60f3","author_name":"Vengineer","title":"FPGA\u30de\u30ac\u30b8\u30f3 No.18\u3068\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b99\u6708\u53f7"}