<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<oembed>
  <author_name>engineer-paju</author_name>
  <author_url>https://blog.hatena.ne.jp/engineer-paju/</author_url>
  <blog_title>エンジニア風味 (Engineer-taste)</blog_title>
  <blog_url>https://www.engineer-taste.com/</blog_url>
  <categories>
    <anon>English</anon>
    <anon>FTDI-taste</anon>
  </categories>
  <description>FT232H (FT2232H) has SYNC 245 FIFO mode, and this mode works several score times as BitBang mode. To work FT232H(2232H) in SYNC 245 FIFO mode, it needs to rewrite EEPROM. In this page, I omit how to rewrite.In SYNC 245 FIFO mode, FT232H generates synvronising clock. And connected device (ex.FPGA) ca…</description>
  <height>190</height>
  <html>&lt;iframe src=&quot;https://hatenablog-parts.com/embed?url=https%3A%2F%2Fwww.engineer-taste.com%2Fentry%2F2018%2F12%2F31%2F083428&quot; title=&quot;Data loss issue in FTDI FT232H and FT2232H Sync 245 FIFO Mode (Part1) - エンジニア風味 (Engineer-taste)&quot; class=&quot;embed-card embed-blogcard&quot; scrolling=&quot;no&quot; frameborder=&quot;0&quot; style=&quot;display: block; width: 100%; height: 190px; max-width: 500px; margin: 10px 0px;&quot;&gt;&lt;/iframe&gt;</html>
  <image_url>https://cdn-ak.f.st-hatena.com/images/fotolife/e/engineer-paju/20181229/20181229215805.png</image_url>
  <provider_name>Hatena Blog</provider_name>
  <provider_url>https://hatena.blog</provider_url>
  <published>2018-12-31 08:34:28</published>
  <title>Data loss issue in FTDI FT232H and FT2232H Sync 245 FIFO Mode (Part1)</title>
  <type>rich</type>
  <url>https://www.engineer-taste.com/entry/2018/12/31/083428</url>
  <version>1.0</version>
  <width>100%</width>
</oembed>
